



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : H04L 29/06, H04N 7/16, 7/167	A1	(11) International Publication Number: WO 99/07126
		(43) International Publication Date: 11 February 1999 (11.02.99)

(21) International Application Number: PCT/US98/15276

(22) International Filing Date: 22 July 1998 (22.07.98)

(30) Priority Data:  
08/903,546 30 July 1997 (30.07.97) US

(71) Applicant (for all designated States except US): SONY ELECTRONICS INC. [US/US]; 1 Sony Drive, Park Ridge, NJ 07656 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): SMYERS, Scott, D. [US/US]; 6170 Manusco Street, San Jose, CA 95120 (US).


(74) Agents: HAVERSTOCK, Thomas, B. et al.; Haverstock & Owens LLP, Suite 420, 260 Sheridan Avenue, Palo Alto, CA 94306 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

## Published

*With international search report.  
Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.*

(54) Title: HARDWARE AUTHENTICATION MECHANISM FOR DATA TRANSMISSION ON AN IEEE 1394-1995 NETWORK



## (57) Abstract

A hardware authentication mechanism ensures that a device receiving a packet of copy-protected data has been authorized by the transmitting device to receive the packet of data. The transmitting device authenticates a receiving device and verifies that the receiving device is authorized to receive the copy-protected data. Once authenticated, the transmitting device then sends a write authentication transaction, including a physical identifier value representing the transmitting device, to the receiving device. This authentication transaction is preferably addressed to a predefined address in the receiving device. This address is preferably communicated from the receiving device to the source device during the earlier authentication process. Alternatively, the address is assigned by convention. In an alternative embodiment, the authentication transaction also contains additional information, such as one or more encryption keys which are needed by the receiving device to decipher and use the copy-protected data. Upon receiving the authentication transaction, the receiving device then latches the physical identifier value into a dedicated register. When a data packet is then received at the receiving device, the interface hardware of the receiving device compares the physical identifier value in the received data packet to the value stored in the dedicated register. If the physical identifier value in the received data packet and the value stored in the dedicated register are the same, the interface hardware receives the data packet. If the physical identifier value in the received data packet and the value stored in the dedicated register are not the same, the interface hardware does not receive the data packet.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

## HARDWARE AUTHENTICATION MECHANISM FOR DATA TRANSMISSION ON AN IEEE 1394-1995 NETWORK

5     FIELD OF THE INVENTION:

The present invention relates to the field of securely transmitting data over a data bus. More particularly, the present invention relates to the field of securely transmitting data over an IEEE 1394-1995 serial bus by authenticating the devices involved in the transmission.

10

BACKGROUND OF THE INVENTION:

The IEEE standard, "IEEE 1394 Standard For A High Performance Serial Bus," ratified in 1995, is an international standard for implementing an inexpensive high-speed serial bus architecture which supports both asynchronous and isochronous format data transfers. Isochronous data transfers are real-time transfers which take place such that the time intervals between significant instances have the same duration at both the transmitting and receiving applications. Each packet of data transferred isochronously is transferred in its own time period. The IEEE 1394-1995 standard bus architecture provides multiple channels for isochronous data transfer between applications. A six bit channel number is broadcast with the data to ensure reception by the appropriate application. This allows multiple applications to simultaneously transmit isochronous data across the bus structure. Asynchronous transfers are traditional data transfer operations which take place as soon as possible and transfer an amount of data from a source to a destination.

The IEEE 1394-1995 standard provides a high-speed serial bus for interconnecting digital devices thereby providing a universal I/O connection. The IEEE 1394-1995 standard defines a digital interface for the applications thereby eliminating the need for an application to convert digital data to analog data before it is transmitted across the bus. Correspondingly, a receiving application will receive digital data from the bus, not analog data, and will therefore not be required to convert analog data to digital data. The cable required by the IEEE 1394-1995 standard is very thin in size compared to other bulkier cables used to connect such devices. Devices can be added and removed from an IEEE 1394-1995 bus while the bus is active. If a device is so added or removed the bus will

then automatically reconfigure itself for transmitting data between the then existing nodes. A node is considered a logical entity with a unique address on the bus structure. Each node provides an identification ROM, a standardized set of control registers and its own address space.

5           The IEEE 1394-1995 standard defines a protocol as illustrated in Figure 1. This protocol includes a serial bus management block 10 coupled to a transaction layer 12, a link layer 14 and a physical layer 16. The physical layer 16 provides the electrical and mechanical connection between a device or application and the IEEE 1394-1995 cable. The physical layer 16 also provides arbitration to ensure that all devices coupled to the  
10   IEEE 1394-1995 bus have access to the bus as well as actual data transmission and reception. The link layer 14 provides data packet delivery service for both asynchronous and isochronous data packet transport. This supports both asynchronous data transport, using an acknowledgement protocol, and isochronous data transport, providing real-time guaranteed bandwidth protocol for just-in-time data delivery. The transaction layer 12  
15   supports the commands necessary to complete asynchronous data transfers, including read, write and lock. The serial bus management block 10 contains an isochronous resource manager for managing isochronous data transfers. The serial bus management block 10 also provides overall configuration control of the serial bus in the form of optimizing arbitration timing, guarantee of adequate electrical power for all devices on the bus,  
20   assignment of the cycle master, assignment of isochronous channel and bandwidth resources and basic notification of errors.

Providers of content which is transmitted between devices over networks such as an IEEE 1394-1995 serial bus network are continually concerned about unauthorized copying of their programs by unscrupulous persons. For example, in a network such as an IEEE  
25   1394-1995 serial bus network, when content is transmitted from a playing device, such as a digital video disk, to a display device, such as a television, this content stream can also be snooped and recorded by an unauthorized recording device, such as a video cassette recorder. The digital transmission of copy protected information between consumer electronics devices and personal computers has led to additional concern among content  
30   providers, due to the new ability to make lossless copies of original source material. The personal computers provide a particular challenge due to the ability of users to load software to circumvent copy protection mechanisms. What is needed is a method and

apparatus which is used to prevent such unauthorized copying or duplication. What is further needed is such a copy prevention system which cannot be circumvented by software running within a computer system.

5     SUMMARY OF THE INVENTION:

          A hardware authentication mechanism ensures that a device receiving a packet of copy-protected data has been authorized by the transmitting device to receive the packet of data. The transmitting device authenticates a receiving device and verifies that the receiving device is authorized to receive the copy-protected data. Once authenticated, the transmitting device then sends an IEEE 1394 write transaction, including a physical identifier value representing the transmitting device, to the receiving device. For purposes of discussion, this write transaction is herein referred to as an authentication transaction. This authentication transaction is preferably addressed to a predefined address in the receiving device. This address is preferably communicated from the receiving device to the source device during the earlier authentication process. Alternatively, the address is assigned by convention. In an alternative embodiment, the authentication transaction also contains additional information, such as one or more encryption keys which are needed by the receiving device to decipher and use the copy-protected data. Upon receiving the authentication transaction, the receiving device then latches the source physical identifier value into a dedicated register. When a data packet is then received at the receiving device, the interface hardware of the receiving device compares the physical identifier value in the received data packet to the value stored in the dedicated register. If the physical identifier value in the received data packet and the value stored in the dedicated register are the same, the interface hardware receives the data packet. If the physical identifier value in the received data packet and the value stored in the dedicated register are not the same, the interface hardware does not receive the data packet.

BRIEF DESCRIPTION OF THE DRAWINGS:

          Figure 1 illustrates a protocol defined by the IEEE 1394-1995 standard.

          Figure 2 illustrates a format of an isochronous data packet of the IEEE 1394-1995 standard.

Figure 3 illustrates a block diagram of an IEEE 1394-1995 serial bus network including a plurality of devices.

DETAILED DESCRIPTION OF THE PRESENT INVENTION:

5           A hardware authentication mechanism ensures that a device receiving a packet of copy-protected data has been authorized by the transmitting device to receive the packet of data. After the transmitting device authenticates the receiving device and determines that the receiving device is an authorized listening device, the transmitting device then transmits a write transaction to a dedicated register in the receiving device. When this write  
10       transaction is received by the receiving device, the hardware interface circuit within the receiving device latches the source identifying value from the header of this write transaction into the dedicated register. Thereafter, when receiving copy-protected data, the source identifying value from the header of the data packets is compared to the value stored in the dedicated register. If the values are the same, the interface circuit will then  
15       accept the data packet and allow the receiving device to process the data appropriately. If the values are not the same, the interface will prevent the receiving device from receiving the data packet.

          The authentication write transaction is preferably addressed to a predefined address in the receiving device. This predefined address is preferably communicated from the  
20       receiving device to the source device during the earlier authentication process. Alternatively, the address is assigned by convention. In an alternative embodiment, the authentication transaction also contains additional information, such as one or more encryption keys which are needed by the receiving device to decipher and use the copy-protected data.

25           Once a computer system or any other appropriate receiving device includes the authentication system of the present invention implemented in hardware, software cannot be used to circumvent this authentication system. In this manner, a device cannot authenticate itself as a valid receiver of protected data using software. To be authenticated using the hardware system of the present invention, a receiving device must receive the  
30       authentication write transaction and latch the source identifying value from the header of that transaction. Accordingly, if a device including the authentication mechanism of the present invention is provided to a user, the user cannot then manipulate the device to

receive streams of data for which the device is not authorized.

A format of an isochronous data packet for transmission over an IEEE 1394-1995 serial bus network is illustrated in Figure 2. The format of the data packet also complies with the IEC 1883 standard. The data\_length field contains a value representing the number of bytes of data within the data field, including the number of bytes within the common isochronous packet (CIP) header. The channel field contains the channel number on which the isochronous packet is transmitted. The tCode field contains the transaction code for the packet. For isochronous data packets, the tCode field contains either a value of Ah or Ch. The sy field contains a synchronization flag used in some applications to synchronize the data in the current isochronous packet with some application specific event. The sourceID field contains a six bit value representing the physical identifying code of the node which is transmitting the packet. The values in the other CIP header fields depend on the format of the data being transmitted in the packet. The data field, if present, contains the content data being transmitted in the packet. The data field can contain digital audio, digital video or some other type of content copy-protected data. The data within the data field can also be encrypted or scrambled.

The authentication mechanism of the present invention is alternatively, only enabled when the copy-protected data is tagged using a tCode value of "C." Data which is not copy protected is tagged using a tCode value of "A." If the data is transmitted from the source without a tCode value of "C", then the authentication mechanism of the present invention does not interfere with the reception of the data.

A block diagram of an exemplary IEEE 1394-1995 serial bus network including a plurality of devices is illustrated in Figure 3. While the circuit of Figure 3 shows a network having three nodes, it will be apparent to one of ordinary skill in the art that the invention will operate with more or fewer nodes including any form of application device configured to operate over an IEEE 1394-1995 serial bus network. A video cassette recorder (VCR) 30 includes a physical transceiver circuit 32 which is coupled to a physical transceiver circuit 42 of a television (TV) 40 through an IEEE 1394-1995 serial bus cable 36. The physical transceiver circuit 42 of the TV 40 is also coupled to a physical transceiver circuit 52 of a personal computer 50 through an IEEE 1394-1995 serial bus cable 46. Together, the devices 30, 40 and 50 form an IEEE 1394-1995 serial bus network. The VCR 30 includes a dedicated register 34 for storing the physical identifying

code of a transmitting device when the VCR 30 is receiving copy-protected data. The TV 40 includes a dedicated register 44 for storing the physical identifying code of a transmitting device when the TV 40 is receiving copy-protected data. The personal computer 50 includes a dedicated register 54 for storing the physical identifying code of a transmitting device when the personal computer 50 is receiving copy-protected data.

Before transmitting data to a device, a transmitting device will generally perform some type of authentication operation to ensure that the receiving device is the correct device to which the transmitting device intends to send data. As will be apparent to those skilled in the art, there are many well known authentication operations used to verify a receiving device. Once the transmitting device has completed the authentication operation and has determined that the receiving device is the correct device and authorized to receive the copy-protected data, then the transmitting device, as the last step of authentication, sends an asynchronous write transaction to a register within the receiving device. The address and size of this register is preferably known by the transmitting device. Alternatively, the address and size of this register can be determined by the transmitting device as part of the authentication process.

When the receiving device receives the asynchronous write transaction from the transmitting device, the interface hardware within the receiving device latches the value of the sourceID field from the packet header of the transaction into the dedicated register. This completes the authentication process. Once the authentication process is complete the transmitting device will then begin to send isochronous data packets containing copy protected data to the receiving device. Each of the data packets includes the physical identifying value of the transmitting device in the sourceID field of the CIP header. When receiving a data packet, the receiving device will only accept the data packet if the value in the sourceID field of the CIP header matches the value stored in the dedicated register. If the value in the sourceID field of the CIP header does not match the value stored in the dedicated register, the interface hardware of the receiving device will prevent the receiving device from accepting the data packet. If the value in the sourceID field of the CIP header does match the value stored in the dedicated register, the receiving device will receive the data packet and process it appropriately.

The dedicated register within the receiving device can only be loaded using a write transaction from an authenticated transmitting device. User modifiable or user loadable



software running on the receiving device cannot load the sourceID of the authenticated transmitter of a stream of data. Therefore, only an authenticated receiving device verified by the transmitting device, will be capable of receiving a stream of copy-protected data.

5 When a stream of copy-protected data is to be sent from the VCR 30 to the TV 40 for display by the TV 40, the VCR 30 will first perform an authentication process to verify that the TV 40 is the correct device and authorized to receive the stream of copy-protected data. Once the VCR 30 has verified that the TV 40 is authorized to receive the stream of data, the VCR 30 then transmits an asynchronous write transaction over the IEEE 1394-1995 serial bus network to the dedicated register 44 within the TV 40. This asynchronous  
10 write transaction includes the physical identifier of the VCR 30 in the sourceID field of the header.

When the TV 40 receives the asynchronous write transaction from the VCR 30, the physical transceiver circuit 42 latches the value of the sourceID field from the packet header of the transaction into the dedicated register 44. The VCR 30 will then begin  
15 sending the packets of data to the TV 40, included within the stream of copy-protected data. With each packet of data received, the physical transceiver circuit 42 within the TV 40 compares the value in the sourceID field of the received packets to the value stored in the dedicated register 44. If the value in the sourceID field of the headers of a received packet matches the value stored in the dedicated register 44, the physical transceiver circuit  
20 42 will accept the packet and forward it to the appropriate components within the TV 40. If the value in the sourceID field of the headers of a received packet does not match the value stored in the dedicated register 44, the physical transceiver circuit 42 will not accept the packet.

In this manner, the authentication mechanism of the present invention uses a  
25 hardware implementation to ensure that a device only receives copy-protected data that is specifically directed to the device. This hardware mechanism is implemented using a dedicated register within a receiving device as a hardware gate. If the value in the sourceID field of the header of a received packet matches the value in the register, then the gate is open and the packet is received. However, if the value in the sourceID field of the header of a received packet does not match the value in the register, then the gate is not  
30 open and the packet is not received. Because the authentication mechanism is implemented in hardware and can only be loaded using a write transaction from the authenticated

transmitting device, user modifiable or user loadable software running on the receiving node cannot load a value in the dedicated register in order to capture a stream of data directed to another device. Accordingly, an unauthorized user could not program the PC 50 to capture the stream of data being transmitted from the VCR 30 to the TV 40, because  
5 the hardware authentication mechanism of the present invention, including the physical transceiver 52 and the dedicated register 54, would not receive the data packets. The hardware authentication mechanism within the PC 50 will only receive the data packets if the PC 50 has been previously authenticated by the VCR 30 as an appropriate receiving device.

10 It should be apparent to those skilled in the art that while a dedicated register is used in the preferred embodiment to store the value of the transmitting device's physical identifier, alternatively any other appropriate storage circuit or means can be used to store this value. It should further be apparent to those skilled in the art that while the above description of the present invention has discussed transmission of data on a single  
15 isochronous channel, the present invention can be implemented simultaneously on multiple isochronous channels, each having its own authentication mechanism. It should also be apparent that the authentication mechanism of the present invention can be implemented on any type of data stream, including but not limited to both isochronous and asynchronous data streams.

20 The present invention has been described in terms of specific embodiments incorporating details to facilitate the understanding of principles of construction and operation of the invention. Such reference herein to specific embodiments and details thereof is not intended to limit the scope of the claims appended hereto. It will be apparent to those skilled in the art that modifications may be made in the embodiment  
25 chosen for illustration without departing from the spirit and scope of the invention. Specifically, it will be apparent to those skilled in the art that while the preferred embodiment of the present invention is used with an IEEE 1394-1995 serial bus structure, the present invention can also be implemented within appropriately configured devices within other bus structures.

## C L A I M S

## I Claim:

- 1 1. A method of authenticating a receiving device for receiving a stream of data  
2 comprising the steps of:
  - 3 a. receiving a first identifying value representing a transmitting device;
  - 4 b. latching the first identifying value into a storage circuit;
  - 5 c. receiving packets of data each including a second identifying value  
6 representing an originating device; and
  - 7 d. accepting packets in a receiving device only when the second identifying  
8 value matches the first identifying value in the storage circuit.
- 1 2. The method as claimed in claim 1 further comprising the step of comparing  
2 the first identifying value to the second identifying value.
- 1 3. The method as claimed in claim 2 wherein packets of data having the second  
2 identifying value which does not match the first identifying value are rejected.
- 1 4. The method as claimed in claim 3 wherein the storage circuit is a dedicated  
2 register.
- 1 5. The method as claimed in claim 4 wherein the transmitting device and the  
2 receiving device are coupled together within an IEEE 1394-1995 serial bus network.
- 1 6. The method as claimed in claim 5 wherein the first and second identifying  
2 values are included within sourceID fields in different packet headers.
- 1 7. The method as claimed in claim 5 wherein the first identifying value is  
2 transmitted within an asynchronous write transaction.

1 8. The method as claimed in claim 7 wherein the packets of data make up an  
2 isochronous stream of data.

1 9. An apparatus for authenticating a receiving device comprising:  
2 a. a storage circuit for storing a first identifying value representing a  
3 transmitting device from which the apparatus is to receive data packets; and  
4 b. a comparing circuit coupled to the storage circuit for comparing a second  
5 identifying value from received data packets to the first identifying value,  
6 wherein only received data packets having a second identifying value  
7 matching the first identifying value are provided to the receiving device.

1 10. The apparatus as claimed in claim 9 wherein the first identifying value is  
2 received within a write transaction and latched into the storage circuit.

1 11. The apparatus as claimed in claim 10 wherein the storage circuit is a  
2 dedicated register.

1 12. The apparatus as claimed in claim 9 wherein the apparatus is coupled as a  
2 node within an IEEE 1394-1995 serial bus network.

1 13. The apparatus as claimed in claim 12 wherein the second identifying value is  
2 included within a sourceID field in a header of the received data packets.

1 14. An apparatus for receiving communications comprising:  
2 a. a receiving circuit for receiving communications from other devices;  
3 b. a storage circuit coupled to the receiving circuit for storing a first identifying  
4 value representing a transmitting device from which the apparatus is to  
5 receive data packets; and  
6 c. a comparing circuit coupled to the receiving circuit and to the storage circuit  
7 for comparing a second identifying value from received data packets to the  
8 first identifying value, wherein only received data packets having a second  
9 identifying value matching the first identifying value are provided to the

10                   apparatus and received data packets having a second identifying value not  
11                   matching the first identifying value are rejected.

1     15.           The apparatus as claimed in claim 14 wherein the first identifying value is  
2     received within a write transaction and latched into the storage circuit.

1     16.           The apparatus as claimed in claim 15 wherein the apparatus is coupled as a  
2     node within an IEEE 1394-1995 serial bus network.

1     17.           The apparatus as claimed in claim 16 wherein the second identifying value is  
2     included within a sourceID field in a header of the received data packets.

1     18.           The apparatus as claimed in claim 17 wherein the storage circuit is a  
2     dedicated register.

1/3




Fig. 1  
Prior Art

data_length		01	channel	tCode	sy
header_CRC					
	sourceID	other CIP header fields			
other CIP header fields					
remaining data field					
data_CRC					

Fig. 2

3/3




Fig. 3



# INTERNATIONAL SEARCH REPORT

International Application No.

PCT/US 98/15276

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 H04L29/06 H04N7/16 H04N7/167

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H04L H04N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>GUILLOU L C ET AL: "ENCIPHERMENT AND CONDITIONAL ACCESS"</p> <p>SMPTE JOURNAL,</p> <p>vol. 103, no. 6, 1 June 1994, pages 398-406, XP000457575</p> <p>see abstract</p> <p>see page 398, middle column, line 3 - page 399, left-hand column, line 12</p> <p>see page 401, middle column, line 1 - page 406, middle column, line 7</p>	<p>1-4,</p> <p>9-11, 14,</p> <p>15</p>
A	<p>---</p> <p>-/--</p>	<p>6-8, 13,</p> <p>17, 18</p>

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

### \* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"Z" document member of the same patent family

Date of the actual completion of the international search

27 November 1998

Date of mailing of the international search report

04/12/1998

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Poggio, F

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 98/15276

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9529560 A	02-11-1995	US 5619501 A	08-04-1997
		CA 2188127 A	02-11-1995
		CN 1151233 A	04-06-1997
		CN 1167405 A	10-12-1997
		DE 69505369 D	19-11-1998
		EP 0756801 A	05-02-1997
		EP 0858222 A	12-08-1998
		JP 9512675 T	16-12-1997
		US 5802063 A	01-09-1998
EP 0684721 A	29-11-1995	BR 9502531 A	21-05-1996
		CA 2149989 A	25-11-1995
		CN 1126339 A	10-07-1996
		JP 8046948 A	16-02-1996
		US 5699426 A	16-12-1997

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 98/15276

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>BLOKS R H J: "THE IEEE-1394 HIGH SPEED SERIAL BUS"</p> <p>PHILIPS JOURNAL OF RESEARCH, vol. 50, no. 1/02, July 1996, pages 209-216, XP000627671 see abstract see paragraph 3-5</p> <p>---</p>	5,12,16
A	<p>WO 95 29560 A (THOMSON CONSUMER ELECTRONICS) 2 November 1995 see abstract see page 8, line 18 - page 11, line 15 see figures 3,5,9</p> <p>---</p>	1,6,9,14
A	<p>EP 0 684 721 A (SONY CORP) 29 November 1995 see abstract see page 2, column 1, line 1 - page 3, column 3, line 31 see page 3, column 4, line 19 - page 4, column 6, line 56 see figures 6,7</p> <p>-----</p>	1-4